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A high dynamic range data acquisition system for
a solid-state electron Electric Dipole Moment experiment
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We have built a high precision (24-bit) data acquisition (DAQ) system with eight simultaneously sampling
input channels for the measurement of the electric dipole moment (EDM) of the electron. The DAQ system
consists of two main components, a master board and eight individual analog-to-digital converter (ADC)
boards. This custom DAQ system provides galvanic isolation, with fiber optic communication, between the
master board and each ADC board to reduce the possibility of ground loop pickups. In addition, each ADC
board is enclosed in its own heavy-duty radio frequency shielding enclosure and powered by DC batteries,
to attain the ultimate low levels of channel cross-talk. In this paper, we describe the implementation of the
DAQ system and scrutinize its performance.
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I. INTRODUCTION
We are carrying out an experiment to measure the elec-
tric dipole moment (EDM) of the electron to test the con-
servation of the time-reversal symmetry assumed in the
fundamental theory that governs the electron. This EDM
search employs a solid-state technique using a Gadolin-
ium Gallium Garnet (GGG, Gd3Ga5O12) paramagnetic
insulator at low temperatures1,2. The experiment aims
to measure a small magnetic field (∼fT) generated by
the Stark-induced magnetization in the solid through the
unique EDM coupling to an external electric field. In our
current experimental setup, a superconducting quantum
interference device (SQUID) is used as the magnetome-
ter to monitor the magnetic signal, as the polarity of the
applied electric field is modulated at a frequency of a few
Hz. At 10 mK, the spin alignment in the GGG sample is
enhanced as the thermal fluctuation is reduced, and we
would expect an induced magnetic flux of 17 µΦ0 with
an applied electric field of 10 kV/cm, if the EDM of each
unpaired electron in the solid was as large as 10−27e·cm1.
Here the flux quanta Φ0 = 2.07×10−7G·cm2. This EDM-
induced magnetic flux is large enough to be measured
using a standard DC SQUID magnetometer operated at
4 K. With a typical SQUID transfer function of 2 V/Φ0
and a ∼1 % flux coupling efficiency from the sample to
the magnetometer, we expect a voltage signal output
from the SQUID electronics to be about 340 nV, without
further amplifications. A typical data acquisition (DAQ)
system with a 16-bit resolution (i.e., 0.3 mV resolution
in ±10 V input range) is not sufficient to measure such
a small voltage signal. In addition, the experiment re-
quires simultaneous sampling of voltage signals from the
magnetometer, high voltage monitors, and leakage cur-
rent monitors, each with a very different voltage scale.
To meet these stringent requirements, we developed an
ultra-high precision 24-bit DAQ system with eight input
channels for simultaneously sampling the analog voltage
signals of interest.
Because the expected EDM-induced magnetic signal to
be measured by the SQUID sensor is very small, any pos-
sible signal contamination from other voltage monitor-
ing channels through capacitive coupling is intolerable.
In particular, the high voltage monitoring channels have
very large voltage that is in phase with the magnetization
signal. To address this problem, that has been plaguing
the experiment since the very beginning, we take extra
efforts to design a custom DAQ system to have each of
the analog input channels individually shielded in its own
isolated heavy-duty radio frequency (RF) shielding enclo-
sure, with galvanic isolation from the rest of the system.
Fiber optic communications to the master board are used
for the control of the measurement sequences and the re-
trieval of the digitized data. With these features, the
DAQ system is expected to minimize cross-talk between
channels, reduce electromagnetic interference, and elim-
inate the possibility of unwanted currents flowing in the
ground loops that result in increased noise. Finally, to re-
duce the random noise and reach the desired EDM sensi-
tivity, we need to repeat the EDM experiment over many
polarity modulation cycles and carry out the average of
the accumulated data sets. Therefore, ensuring that the
DAQ system has no sources of non-Gaussian noise at the
level of the required voltage sensitivity is essential for
the success of the EDM experiment. A system capable
of such performance requirements is currently not com-
mercially available.
Our custom DAQ system can be used by other ex-
periments that require simultaneous monitoring of sev-
eral voltage sources. The system can accommodate both
very low-level and large-amplitude signals with a large
dynamic range that comes with a 24-bit resolution. More
importantly, much care is given to ensure good rejec-
tion of spurious couplings between channels, through in-
dividual shielding of each input channel with dedicated
ADC board and reduction of ground loops through opti-
cal communications. We explain the hardware and soft-
ware of the DAQ system in Sec. II and evaluate its overall
performance in Sec. III.
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FIG. 1. Block diagram of the DAQ system.
II. HARDWARE DESIGN
As shown in Fig. 1, the DAQ system has a master
board to control eight independent modular ADC boards,
each containing a 24-bit ADC chip and supporting elec-
tronic components. The front-end of the ADC boards
connects to the various analog voltage sources in the
experiment that need to be measured, digitized, and
recorded. The ADC boards can be placed as close as
possible to the experiment, with long optical fibers trans-
mitting the digitized signals back to the master board for
temporary data buffering. The master board is equipped
with a FPGA chip that can be programmed for specific
tasks and DAQ sequences. The communication between
the master board and the ADC boards is implemented
through serial fiber optic data links in both ways. The
data is sent to the DAQ computer at specified intervals.
Any PC running a MATLAB program can be used as
the DAQ computer to interface with the master board
through an optically coupled Ethernet port. The device
acquires an IP address and thus can be remotely accessed
through any computer connected to the Internet. This
DAQ computer provides the overall control of data ac-
quisition, data storage and analysis. The DAQ system is
triggered through an external trigger source (with TTL
signals) which can be controlled independently by the
DAQ computer.
In addition to the DAQ function, we have added to
the system a precision 20-bit digital-to-analog converter
(DAC) board, to supply a low drift analog voltage source.
The DAC board will be used to drive a high voltage am-
plifier in the next generation EDM experiment. The in-
dividual component of the DAQ system will be discussed
in details in the following.
A. ADC board
The ADC board uses a differential-input, 24-bit delta-
sigma ADC chip (LTC2440) made by Linear Technol-
ogy3. Since a high dynamic range with a low noise level
is the essential feature of this custom system, we paid
extra attention to the noise from different parts of the
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FIG. 2. Simplified schematic diagram of the low noise front-
end of the ADC board.
system. The intrinsic noise of the ADC chip is estimated
to be 200 nVrms when sampled at 6.9 Hz (with lots of in-
ternal oversampling). The sample rate can be increased
up to 3.5 kHz at the cost of a larger noise. To preserve
this noise figure, we implement the analog front-end with
low-noise, precision operational amplifiers (LT1007) that
have a high common-mode rejection. The voltage input
can be connected single-endedly or differentially. The low
degree of voltage noise and fluctuation is further ensured
by the use of a very low-noise voltage reference (ADR445)
with an adjustment to optimize the common-mode rejec-
tion ratio (CMRR).
The schematic diagram of the analog front-end is
shown in Fig. 2. The input stage is comprised of a low
pass filter (R1, C1, and R2, C2 for each differential in-
put) to remove high frequency noises, and a unity gain
buffer (U1 and U2) to provide a high input impedance of
7 GΩ to prevent any significant loading and perturbation
of the voltage source. The resistor R3 provides a bypass
ground path for the operational amplifier (op-amp) bias
current when the source ground is not common to the
ADC Box. The attenuation stage (R4-R7) linearly at-
tenuates the ±10 V input signal, the voltage swing from
a typical physics experiment, to a ±2.5 V signal that
is compatible with the input voltage range of the ADC
chip (LTC2440). The input stage is followed by the buffer
stage that is comprised of an anti-aliasing filer (R9, C3,
and R10, C4 for each differential input) and a unity gain
buffer (U3 and U4). The anti-aliasing filter attenuates
any signal with frequencies above half of the sampling
frequency to prevent high frequency interferences from
being shifted into the frequency band of interest during
sampling. The high impedance of the buffer prevents
over-loading of the attenuation stage. Finally, the feed-
back stage ensures the differential voltage to be centered
in the ADC input range around 0 V. The CMRR adjust-
ment is made with potentiometer R8. The overall gain
accuracy is approximately 0.3 %.
The ADC control through optical communications is
implemented in a complex programmable logic device
(CPLD) on the same ADC board. The ADC sample clock
3FIG. 3. Assembled ADC board inside a heavy-duty RF shield-
ing enclosure that is 12 cm×12 cm in size. The analog voltage
signal is input into the BNC connector on the left, and the
12 VDC powers is connected through the black and red ba-
nana connectors on the right. Two TOSLink optical modules
(transmitter and receiver) are also on the right.
signal is recovered from the encoded data received over
the serial optical interface (see Sec. 2.2) with a phased-
locked loop (PLL). Each voltage input channel has a ded-
icated ADC board, that is mounted in its own metal RF
shielding enclosure. Fig. 3 shows the photo of an assem-
bled ADC board in the metal box, that is 12 cm×12 cm
in size. This ADC board is powered by a clean 12 VDC
car battery supply at 110 mA to eliminate any power
line frequency and the switching regulator RF interfer-
ence used in most of the modern power supplies. The
required ±15 V and ±5 V supplies for the internal cir-
cuitry are generated on-board. Note that the enclosure
is connected to the zero voltage reference set by the bat-
tery. The BNC input shield is isolated from the chassis
to prevent ground loops.
B. Serial optical interface
The serial optical interface between the master board
and each ADC board is implemented with inexpensive
TOSLink optical modules and cables, commonly used for
digital audio. Each ADC board has its own pair of optical
fibers that can be connected to the master board. This
optical interface is used to provide galvanic isolations of
the ADC boards from each other and from the master
board. This feature significantly reduces the possibility
of ground loop formations and spurious noise pickups.
Serial communication is carried out with a custom data
encoding scheme that ensures a 50 % duty cycle, allow-
ing its use with both the optical transmitter and receiver.
The data encoding scheme also embeds the clock signal
in the transmitted data so that the synchronized clock
signal (sent by the master board) can be easily recov-
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FIG. 4. Block diagram of the master board.
ered using the low cost PLL chip on the individual ADC
board.
C. Master board
The master board controls the DAQ sequence, renders
communications with the ADC boards, implements pack-
etization of the digitized data from ADC, and provides
Ethernet connectivity with the DAQ computer. Fig. 4
shows a functional block diagram of the master board.
All major functions are contained within a Spartan-3E
field programmable gate array (FPGA) made by Xilinxr.
The FPGA parses Ethernet packets from, and trans-
mits Ethernet Packets to the DAQ computer. Ether-
net connectivity between the computer and the FPGA is
implemented with the use of the Lantronixr XPortTM
embedded Ethernet device server4 that provides a RS-
232 serial port interface connected to the FPGA. Data
transferred between the device server and the FPGA by
way of an universal asynchronous receiver/transmitter
(UART) that resides within the FPGA. All UART func-
tions within the FPGA operate on the 14.7456MHz clock
oscillator, from which all standard baud rates can be de-
rived. The Ethernet downlink from the DAQ computer
contains data words that control the oversampling rate
(OSR) of the ADC. The FPGA transmits the OSR value
from the Ethernet downlink to every ADC board over the
optical downlink on every rising edge of the trigger input.
Every ADC samples its analog input upon receiving the
OSR value. As a result, every ADC in the system reads
simultaneously upon the trigger input, which defines the
sample rate. Data transactions between the master board
and the ADC board occur at a baud rate of 625 kbps,
which is derived from the 10 MHz clock oscillator.
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FIG. 5. Simplified schematic diagram of the precision DAC
board.
The CPLD on the ADC board transmits the current
sample over the optical uplink each time an OSR value
is received. The master board receives the ADC sam-
ple from each ADC board over the optical uplink. Once
parsed, all ADC samples are multiplexed, along with a
time-stamp, into a first-in-first-out (FIFO) buffer that is
implemented in the FPGA. These data frames are stored
in the FIFO until a request for data is made by the DAQ
computer through the DAQ software (such as MATLAB),
at which point it is sent to the device server by way of
the RS-232 interface. Finally, the device server transmits
the data frames, that contain a time stamp and sample
from every ADC channel, over the Ethernet uplink to the
DAQ computer.
To expand the capability of the system, the master
board also contains another set of optical interface (DAC
in and DAC out) and a general purpose output (GPO1).
The DAC interface, which may be used to control a DAC,
is identical to the ADC board interfaces; it uses the same
optical connectors. The GPO1 output is capable of driv-
ing a 50 Ω load, making it useful for triggering other
devices to be in sync with the DAQ system.
D. DAC board
We have also built a precision DAC board which can
be controlled by the master board in the same way as
the ADC board. A simplified schematic of the DAC
board is shown in Fig. 5. The serial optical interface
with the master board is implemented with the same
optical modules (TORX147 and TOTX147) and optical
fibers as the ADC board. The same PLL as the ADC
board is used to recover the sample clock signal. The
DAC function is accomplished with a 20-bit Analog De-
vices DAC chip (AD5791) and supporting components
with low-noise and low temperature drift. The DAC
chip offers a total harmonic distortion of <-97 dB, a low
noise of 7.5 nV/
√
Hz, and a low temperature drift of
<0.05 ppm/◦C7. This DAC chip is connected in a force
sense reference configuration that uses the low-noise op-
amp (AD8675) for the reference buffer and the ultra-low
drift voltage references (LT1236) to apply a very sta-
ble ±10 V voltage reference, in order to minimize errors
caused by varying reference currents. This reference cir-
cuit is very important as the DAC output is derived from
the voltage reference inputs. The force sense reference
buffers are required to accurately sense and compensate
a voltage drop on the reference inputs. This reference
configuration provides best linearity performance of the
DAC chip.
The DAC output is buffered using another AD8675 op-
amp in a unity gain configuration. Because the output
impedance of the DAC chip is 3.4 kΩ, the output buffer is
required for driving low resistive loads. The analog power
(LT1962 and LT1964) and digital power (LT1764A) are
isolated using the digital isolator (ADuM1401) which,
along with inductor L1, prevent digital noise from spread-
ing to the analog supply. This DAC board is operated
by a ±18 V DC power supply. The analog output wave-
form from this custom DAC board is created by the DAQ
computer and the output range is in ±10 V.
E. Data acquisition software
The DAQ software, written in MATLAB, provides
data acquisition control, data storage, and data analysis.
Ethernet connectivity with the master board is achieved
with the free TCP/UDP/IP toolbox. The function is im-
plemented as a MEX-file which allows one to interface C
subroutines (dynamic link libraries) to MATLAB. This
DAQ software collects data from each voltage monitor-
ing channel at a fixed trigger rate and stores the data to
a disk in the DAQ computer. Functions for data anal-
ysis such as numerical average or data filtering are user
implemented.
III. PERFORMANCE CHARACTERIZATION
Evaluation of the performance of this custom DAQ sys-
tem is necessary prior to use in the EDM experiment.
The significant characteristics that need to be evalu-
ated include the intrinsic root-mean-squared (rms) noise
(without load), the cross-talk between channels, the set-
tling time, the CMRR, the power supply rejection ratio
(PSRR), and the linearity of the DAQ system.
A. Intrinsic rms noise
The intrinsic rms noise of the DAQ system stems from
noise of the ADC chips and supporting circuitry. On the
level of the ADC chip, we expect the intrinsic rms noise
to vary with the OSR value which defines the effective
bandwidth of the on-chip digital filter, and the voltage
level in the following ways: the rms noise increases by
approximately
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FIG. 6. Histograms of intrinsic rms noise of the DAQ system
at OSR=16384 (a) and OSR=128 (b). The analog input is
terminated in these measurements. The red lines is the Gaus-
sian fit providing the standard deviation of each histograms
as the rms noise.
from OSR=32768 to OSR=256. The exception is that
the rms noise at OSR=128 and OSR=64 has additional
contributions from the internal modulator quantization
noise (see Ref. 3). The conversion between the OSR and
the sampling rate can be found in Table I.
TABLE I. Maximum bandwidths and ENOBs
OSR Maximum Measured ADC chip
sampling rate ENOB Spec. ENOB
64 2.9 kHz 18.0 17.0
128 1.9 kHz 20.4 20.0
256 976 Hz 21.1 21.3
512 488 Hz 21.6 21.8
1024 244 Hz 22.1 22.4
2048 122 Hz 22.6 22.9
4096 61 Hz 23.0 23.4
8192 30 Hz 23.4 24.0
16384 15 Hz 23.8 24.4
32768 7 Hz 24.1 24.6
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FIG. 7. Power Spectral Density (PSD) spectra of the intrinsic
rms noise of the DAQ system at OSR=16384 (a) and 128 (b).
The vertical axis is in log scale.
To assess the rms noise at different OSR values, we
collected and analyzed a large number of data from the
DAQ system with the analog input terminated on the
ADC board under test. Fig. 6 shows the histogram of a
typical set of data with a total of 30,000 samples, col-
lected at OSR=16384 and OSR=128 with a sampling
rate of 15 Hz and 1.5 kHz respectively. The voltage dis-
tributions can be fitted by a Gaussian function, with the
standard deviation, σ, corresponding to the intrinsic rms
noise of 1.39 µV and 14.7 µV at OSR=16384 and 128 re-
spectively. These noise figures agree quite well with the
noise values from the ADC chip specification3. The effec-
tive number of bits (ENOB) at OSR=16384 and 128 are
measured to be 23.8 and 20.4 respectively, just slightly
less than the specified values of 24.4 and 20 listed on the
data-sheet of LTC2440 ADC chip. The system as a whole
does not introduce significantly more noise on top of the
intrinsic noise of the ADC chip.
In addition, the power spectral density (PSD) spectra
of the noise measurement (shown in Fig. 7) do not show
any observable peaks, in particular, at the AC power
supply frequency of 60 Hz and the high order harmonics.
This demonstrates that the system as a whole has no sig-
nificant ground loop pickups in the DAQ system above
the intrinsic noise level. More importantly, there exist no
additional sources of spurious noise from trigger or digital
switching that give rise to non-Gaussian noise, that can
not be suppressed by taking longer average. The base
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FIG. 8. Intrinsic rms noise of the DAQ system as a function
of the input voltage. The red curve shows the model fit.
level of the noise power spectrum of the whole DAQ sys-
tem is measured to be 0.21 µVrms/
√
Hz at 1 Hz. Table. I
shows a comprehensive list of the maximum bandwidths
(equal to half of maximum sampling rate) and the mea-
sured ENOBs at all available OSR values. Note that the
maximum sampling rate at OSR=64 is limited by the
maximum XPortTM baud rate of 921600 bps4.
The intrinsic rms noise of the DAQ system also de-
pends on the voltage level of the analog input. The
procedure this noise test is the same as the preceding
evaluation, except that a test voltage source is connected
to the analog input of the ADC board. For a low noise
performance, the test voltage source is made of 1.5 V
batteries (Energizerr IndustrialTM AA) connected in se-
ries. In practice, the battery pack has its own intrinsic
noise which would be added to that of the DAQ sys-
tem so that the noise test may not correctly reflect the
intrinsic noise of the DAQ system. We used the normal-
ized covariance computation5 to further test whether the
noise of the battery is small enough to be negligible. In
the test, we utilized two ADC boards to simultaneously
sample the voltage output from the same battery pack,
with a sampling rate of 15 Hz and an OSR of 16384.
We then estimate the extent to which the fluctuations
of the data sets collected from the two ADC boards are
correlated. A strong correlation would indicate that the
noise contribution from the battery pack is large com-
pared to that from the DAQ system. The analysis shows
that the normalized covariance is less than 0.1, signify-
ing weak correlation and verifies that the battery noise
is negligible in these noise measurements. The measured
rms noise of the DAQ system as a function of the input
voltage level is plotted in Fig. 8. The rms noise increases
as the input voltage rises. The error bars are statistical
and correspond to one standard deviation. We fit the
functional dependence of the rms noise using
√
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FIG. 9. Channel cross-talk measurement. (a) Digitized out-
put of the victim channel, averaged over 41548 cycles of the
square waveform. (b) PSD spectra of the aggressor channel
(blue curve) and the victim channel (red curve) in log-log
scale.
where a characterizes the intrinsic rms noise without the
analog input, and b characterizes the noise dependency
of the input voltage level. The fit model was chosen to
include the independent contributions from the PSD of
the noise without loads and the PSD of the noise that
varies with the voltage input. The result shows that the
rms noise without loads (at V=0) is (1.33 ± 0.44) µV,
matching the result in the preceding noise test within the
error bar.
B. Channel cross-talk
Cross-talk between individual channels due to any
feedthrough coupling, such as mutual capacitance cou-
pling, is one of the primary systematic effects in a DAQ
system. To measure the level of channel cross-talk, a
1.5 Hz square wave with an amplitude of 19 V peak-
to-peak (Vpp), at a 95 % of full scale input range, was
applied to one ADC board and served as the aggressor
channel. At the same time, the adjacent ADC board
with the analog input terminated, as a victim channel,
was sampled with an OSR of 512 and a sampling rate of
450 Hz. The digitized data from the victim channel is
then averaged under the same cycle of the square wave-
form of the aggressor channel to reduce the random noise,
thereby revealing any small contribution of the cross-talk.
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FIG. 10. Settling time measurement. (a) a step function input
with from 9.5 V to 0 V, and (c) a step function from -9.5 V
to 0 V. (b) and (d) are zoomed-in voltage plots around the
region of voltage transition on (a) and (c). It takes 3 samples
to settle the digitized output to the 22-bit resolution (see (a),
(c)), and 760 samples to settle to 24-bit resolution (see (b),
(d)).
Fig. 9(a) displays the digitized signal averaged over 41548
cycles from the victim channel. The lacking of any square
waveform indicates negligible cross-talk effects. The PSD
spectra (Fig. 9(b)) of both the aggressor and the victim
channels also show no measurable correlations between
the two channels. In the aggressor channel, peaks at
1.5 Hz and the harmonics are evident, whereas in the vic-
tim channel no corresponding peaks are found at these
frequencies. In conclusion, our custom DAQ system has
a cross-talk smaller than ∼191 dB, much lower than any
commercially available systems. The reduction of sys-
tematic effect form the channel cross-talk (in particular
between the HV-monitoring and the SQUID-monitoring
channels) is an indispensable requirement to accomplish
the solid-state EDM experiment.
C. Settling time
The settling time is defined as an elapsed time during
which the output of the DAQ system settles to a desired
accuracy. For an accurate EDM measurement, the set-
tling time should be much shorter than the time period to
modulate the polarity of the high voltage applied to the
GGG samples. To measure the settling time of the DAQ
system, we supplied a step function as the analog voltage
input to the ADC board under test. The step function
should settle in a much faster time than the DAQ system.
Therefore, we employed the PhotoMos relay (AQV22❍)
as the test pulser to generate an instantaneous step func-
tion with high speed switching time around 0.03 ms6.
Two types of step input generated from the pulser are
applied to the ADC board (see (a) and (c) in Fig. 10):
one step (a) decreases from 9.5 V to zero and the other
step (c) increases from -9.5 V to zero with a frequency of
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FIG. 11. Common-mode rejection test. (a) Digitized output
averaged over 7199 cycles. (b) The PSD spectrum of the
output of 10,000 samples. The high and low analog inputs
are connected to a common voltage source.
3 mHz. Using the ADC board under test, we sampled the
step function cycles for 200 cycles with an OSR of 16384
and a sampling rate of 15 Hz. The averaged results are
shown in Fig. 10. Upon the voltage switch, the digitized
output settles to 22-bit resolution within three samples,
corresponding to a settling time of 200 ms (Fig. 10(a) and
(c)). To settle to the 24-bit resolution, it takes 760 sam-
ples and thus a much longer time around 51 s (Fig.10(b)
and (d)).
D. Common-mode rejection
Before the analog signal is sent to the ADC to be
digitized, some undesirable common-mode noise (unde-
sirably picked up from any ambient sources) is always
present on both the high and low input wires of the
ADC board, equal in both the phase and amplitude.
This common-mode noise, quite often, is generated by
capacitive couplings between the wires and ground. For
the best performance, the DAQ system must suppress
the common-mode noise sufficiently so as not to add
additional noise, and in the mean time not to distort
any voltage input of interest. To measure the CMRR,
we connect both the high and low input of the ADC
board under test to a common voltage source of a 1.5 Hz
square waveform with a 4 Vpp amplitude. Data was col-
lected at OSR=16384 with a sampling rate of 15 Hz.
Fig. 11(a) shows the digitized data averaged over 7199
cycles. Notice that even with the input as a square
wave, the averaged output waveform is distorted be-
cause of the discrepancies on the phase and amplitude
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FIG. 12. Power supply noise measurement. (a) Digitized
data averaged over 4798 cycles. (b) The PSD spectrum of the
output (with a terminated input) of 10,000 samples
between the high and low analog inputs, as a result of
the common-mode rejection adjustment. The PSD spec-
trum is shown in Fig. 11(b), where the apparent peak
at 1.5 Hz (and 4.5 Hz) is measurable, which indicates
some degree of CMRR. By comparing the amplitude of
the output, 5.68 µVpp, to the applied waveform strength
of 4 Vpp, the CMRR is estimated to be 1 ppm, which is
good enough for the EDM experiment.
E. Power supply rejection
Even with the most careful choice, it is inevitable that
the DC power supply used to operate the ADC board
has some degree of noise, such as the voltage ripples, that
can affect the performance of the DAQ system. This un-
wanted noise from the power supply can couple parasit-
ically through the circuitry to the analog voltage input,
adding undesirable noise to the digitized outputs. We
quantify the ability of the DAQ system to reject power
supply noise by a) mixing a 1 Vpp, 1.5 Hz square wave
together with a 12 VDC to create a “rippled“ supply volt-
age, b) terminating the input of the ADC board, and c)
collecting digitized data with an OSR of 16384 at a sam-
pling rate of 15 Hz. The resulting data averaged over
4798 cycles are plotted in Fig. 12(a) with the PSD spec-
trum plotted in Fig. 12(b). The time trace of the aver-
aged data does not show any square wave corresponding
to the power supply ripple. No observable peak at the
frequency of the ripple is found in the PSD spectrum,
either. In summary, the PSRR of this DAQ system is
quite high, and the noise from power supply is negligible
even with a bad power supply with large ripples.
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FIG. 13. The non-linearity of the DAQ system as a function
of the input voltage. (a) with a 0.01 Hz triangular waveform.
(b) with a 0.04 Hz triangular waveform. The maximum non-
linearity of the DAQ system is ±3 ppm over the full input
range.
F. Linearity
The linearity of the DAQ system characterizes how ac-
curately a digitized result reflects the analog input. Mea-
surement of the linearity of a high-resolution DAC system
is especially difficult due to the lacking of a good calibra-
tion source. We have tried several commercial voltage
sources with sinusoidal waveform output, but found that
the total harmonic distortion and phase errors are too
large to be useful to carry out this test. Instead, we used
the newly developed low-distortion, 20-bit precision DAC
board (described in Sec. II D) as the voltage source. An
input of 0.01 Hz triangular waveform with a 19 Vpp am-
plitude generated by the DAC board is fed into the ADC
board under test and sampled at OSR=4096 with a sam-
pling rate of 50 Hz. We performed a least-square line fit
(y = a + bx) on one cycle of the digitized output, sepa-
rating the ramping down half-cycle from the ramping up
half-cycle. The non-linearity is quantified by the residual
deviation from the ideal triangular waveform. Fig. 13(a)
shows the non-linearity (in ppm) as a function of the in-
put voltage. The line fit has χ2/dof = 0.94 and 0.75 on
ramp-down and ramp-up halves respectively. The max-
imum non-linearity of the DAQ system is estimated to
be ±3 ppm over the full input range (±1 ppm between
voltage range of ±7 V). This is good enough for the EDM
9experiment. The non-linearity of this DAQ system arises
mainly from the LTC2440 ADC chip, with some small
contributions from op-amps and resistors in the input
stage and buffer stage of the ADC board (Sec. II A).
In practice, this measured non-linearity should be the
combined effect from the DAC board and the DAQ sys-
tem, however, without an independent calibrated voltage
source we cannot isolate the non-linearity of the DAQ
system. Nevertheless, the measured non-linearity is al-
ready close to the specification of the ADC chip, and
thus implies that errors from the DAC board are prob-
ably insignificant. The small 1 ppm discrepancy be-
tween the ramp-up and ramp-down data sets (Fig. 13(a))
is probably a result of the temperature change lagging
some time behind the voltage change. Increasing the
frequency of the triangular waveform reduces this dis-
crepancy. Fig. 13(b) shows the non-linearity of the DAQ
system measured with the 0.04 Hz triangular waveform.
IV. CONCLUSION
We have developed a high resolution 24-bit DAQ sys-
tem with special attentions to the noise performance.
This DAQ system is currently been used for the solid-
state electron EDM experiment. In this paper, we show
the detailed characterizations on the relevant parame-
ters of the DAQ system. The measured ENOB can be
as high as 24.1 when sampled at 7 Hz. The EDM mea-
surement requires a sampling rate at ∼700 Hz, and the
DAQ system has a ENOB of 21.1. The most important
performance requirement is the ultra-low channel cross-
talk which reduces the leading systematic effect observed
in our EDM experiment. Using this custom DAQ sys-
tem, we have not only demonstrated the feasibility of the
solid state method for the electron EDM search, but also
obtained the first background-free limit of the electron
EDM on the order of 10−25e·cm 8,9.
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